Return to Article Details Optimal Design of Multiplier Architectures and Sorting Networks for High-Performance Computing Download Download PDF