View of Design and Implementation of an Optimized Error-Tolerant Adder (ETA) for Energy-Efficient FPGA Systems

Return to Article Details Design and Implementation of an Optimized Error-Tolerant Adder (ETA) for Energy-Efficient FPGA Systems Download Download PDF